Formal Semantics and Proof Techniques for Optimizing VHDL Models
FREE Shipping
Formal Semantics and Proof Techniques for Optimizing VHDL Models
- Brand: Unbranded
Formal Semantics and Proof Techniques for Optimizing VHDL Models
- Brand: Unbranded
14-Day Returns Policy
14-Day Returns Policy
Payment methods:
Description
Formal Semantics and Proof Techniques for Optimizing VHDL Models
- Brand: Unbranded
- Category: Education
-
Artist: Kothanda Umamageswaran
-
Format: Paperback
-
Language: English
-
Publication Date: 2012/10/26
-
Publisher / Label: Springer
-
Number of Pages: 158
- Fruugo ID: 343652384-752833384
- ISBN: 9781461373315
Delivery & Returns
Dispatched within 6 days
-
STANDARD: FREE - Delivery between Thu 08 January 2026–Fri 09 January 2026 - FREE
Shipping from United Kingdom.
We do our best to ensure that the products that you order are delivered to you in full and according to your specifications. However, should you receive an incomplete order, or items different from the ones you ordered, or there is some other reason why you are not satisfied with the order, you may return the order, or any products included in the order, and receive a full refund for the items. View full return policy